SSD1311

Advance Information

OLED/PLED Segment/Common Driver with Controller

This document contains information on a new product. Specifications and information herein are subject to change without notice.



 http://www.solomon-systech.com

 SSD1311
 Rev 1.0
 P 1/48
 Jan 2011

Copyright 2011 Solomon Systech Limited

1 GENERAL DESCRIPTION

SSD1311 is a single-chip CMOS OLED/PLED driver with controller for organic/polymer light emitting diode dot-matrix graphic display. It consists of 100 segments and 32 commons while it can display 1, 2, 3, or 4 lines with 5x8 or 6x8 dots format. This IC is designed for Common Cathode type OLED/PLED panel.

SSD1311 displays character directly from its internal 10,240 bits (256 characters x 5 x 8 dots) Character Generator ROM (CGROM). All the character codes are stored in the 640 bits (80 characters) Data Display RAM (DDRAM). User defined character can be loaded via 512 bits (8 characters) Character Generator RAM (CGRAM). Data/ Commands are sent from general MCU through software selectable 4 /

8-bit 6800/8000 series compatible Parallel Interface, I²C interface or Serial Peripheral Interfaces.

The contrast control and oscillator which embedded in SSD1311 reduce the number of external components. With the special design on minimizing power consumption, SSD1311 is suitable for portable applications requiring a compact size.

2 FEATURES

- Resolution: 100 x 32 dot matrix panel
- Segment maximum source current: 450uA
- Common maximum sink current: 45mA
- 256-step Contrast Control
- Pin selectable MCU Interfaces:
 - 4 / 8-bit 6800/8080-series parallel interface
 - o Serial Peripheral Interface
 - \circ I²C Interface (Up to 400kbit/s)

- On-Chip Memories
 - Character Generator ROM (CGROM): 10,240 bits (256 characters x 5 x 8 dot)
 - Character Generator RAM (CGRAM): 64 x 8 bits (8 characters)
 - Display Data RAM (DDRAM): 80 x 8 bits (80 characters max.)
- Selectable duty cycle: 1/8, 1/16, 1/24, 1/32
- 1, 2, 3 or 4 lines with 5x8 or 6x8 dots format display
- 3 sets of CGROM (ROM A / B / C software or hardware pin selectable)
- Row Re-mapping and Column Re-mapping
- Double-height Font characters
- Bi-direction shift function
- All character reverse display
- Display shift per line
- Automatic power on reset
- Screen saving continuous scrolling function in horizontal direction (character by character)
- Screen saving fade in / out feature
- Programmable Frame Frequency
- Wide range of operating temperatures: -40°C to 85°C

3 PIN DESCRIPTIONS

Key:

I = Input	NC = Not Connected
O =Output	Pull LOW= connect to Ground
I/O = Bi-directional (input/output)	Pull HIGH= connect to V_{DD}
P = Power pin	

Table 3-1 : SSD1311 Pin Description

Pin Name	Pin Type	Description
V _{DD}	P	This is a power input pin.
Vss	Р	Ground pin.
BS[2:0]	Ι	MCU bus interface selection pins. Select appropriate logic setting as described in the following table. BS2, BS1 and BS0 are pin select.
		Table 3-2 : Bus Interface selection
		BS[2:0] Interface
		000 Serial Interface
		001 Invalid
		010 I^2C
		011 Invalid
		100 8-bit 6800 parallel
		101 4-bit 6800 parallel
		110 8-bit 8080 parallel
		111 4-bit 8080 parallel
		Note (1) 0 is connected to V _{SS} (2) 1 is connected to V _{DD}

Pin Name	Pin Type	Descriptio	n				
OPR[1:0]	Ι	This pin is 4-4 for det			er number of char are pin select such		Refer to Table
				Table 3-3	: Character RAM	selection	
		OPR1	OPR0	CGROM	CGRAM		
		1	1	256	0		
		0	1	248	8		
		1	0	250	6		
		0	0	240	8		
		Note $^{(1)}$ 0 is con $^{(2)}$ 1 is con	nnected to nnected to	V _{SS} V _{DD}			
GPIO	I/O	It is a GPI	O pin. Det	ails refer to OL	ED command DC	h.	
CS#	Ι	The chip is LOW).	s enabled f	for MCU comm	necting to the MC unication only wh		LOW (active
RES#	I	This pin is	· •	a must be conner	cted to V_{SS} .		
		When the	pin is pulle	1	ization of the chip nal operation.	is executed.	
D/C#	Ι	This pin is	Data/Con	nmand control p	in connecting to t	he MCU.	
		When the	pin is pull	ed HIGH, the da	ata at D[7:0] will l	be interpreted as o	lata.
		When the register.	pin is pull	ed LOW, the da	ta at D[7:0] will b	be transferred to a	command
		In I ² C mod	le, this pin	acts as SA0 for	slave address sel	ection.	
		When seria	al interface	e is selected, thi	s pin must be com	nected to V _{ss}	

Pin Name	Pin Type	Description
R/W# (WR#)	Ι	This pin is read / write control input pin connecting to the MCU interface. When 6800 interface mode is selected, this pin will be used as Read/Write (R/W#) selection input. Read mode will be carried out when this pin is pulled HIGH and write mode when LOW. When 8080 interface mode is selected, this pin will be the Write (WR#) input. Data write operation is initiated when this pin is pulled LOW and the chip is selected. When serial or I ² C interface is selected, this pin must be connected to V_{SS} .
E (RD#)	I	This pin is MCU interface input. When 6800 interface mode is selected, this pin will be used as the Enable (E) signal. Read/write operation is initiated when this pin is pulled HIGH and the chip is selected. When 8080 interface mode is selected, this pin receives the Read (RD#) signal. Read operation is initiated when this pin is pulled LOW and the chip is selected. When serial or I ² C interface is selected, this pin must be connected to V_{ss} .
D[7:0]	I/O	These pins are bi-directional data bus connecting to the MCU data bus. Unused pins are recommended to tie LOW. When serial interface mode is selected, D0 will be the serial clock input: SCLK; D1 will I the serial data input: SID and D2 will be the serial data output: SOD. When I ² C mode is selected, D2, D1 should be tied together and serve as SDA _{out} , SDA _{in} in application and D0 is the serial clock input, SCL.

4 FUNCTIONAL BLOCK DESCRIPTIONS

4.1 MCU Interface selection

SSD1311 has all four kinds of interface type with MCU: I^2C , serial, 4-bit bus and 8-bit bus. Different MCU modes can be set by hardware selection on BS[2:0] pins; refer to Table 6-2 for BS[2:0] setting. This chip MCU interface consists of 8 data pins and 5 control pins. The pin assignment at different interface mode is summarized in Table 4-1.

Pin Name Bus	Data/(Commai	nd Inte	rface					Control Sig				
Interface	D7	D6	D5	D4	D3	D2	D1	D0	Е	R/W #	CS#	D/C#	RES#
4-bit 6800		D[′	7:4]		Tie L	JOW			Е	R/W#	CS#	D/C#	RES#
4-bit 8080		D[′	7:4]		Tie L	JOW			RD#	WR#	CS#	D/C#	RES#
8-bit 6800				D	[7:0]				Е	R/W#	CS#	D/C#	RES#
8-bit 8080				D	[7:0]				RD#	WR#	CS#	D/C#	RES#
Serial Interface	Tie LC)W				SOD	SID	SCLK	Tie LOW		CS#	Tie LOW	RES#
I ² C	Tie LC	OW				SDA _{OUT}	$\mathrm{SDA}_{\mathrm{IN}}$	SCL	Tie LOW			SA0	RES#

Table 4-1 : MCU interface assignment under different bus interface mode

4.1.1 MCU Parallel 6800-series Interface

The parallel interface consists of 8 bi-directional data pins (D[7:0]), R/W#, D/C#, E and CS#.

A LOW in R/W# indicates WRITE operation and HIGH in R/W# indicates READ operation. A LOW in D/C# indicates COMMAND read/write and HIGH in D/C# indicates DATA read/write. The E input serves as data latch signal while CS# is LOW. Data is latched at the falling edge of E signal.

Function	Ε	R/W #	CS#	D/C#
Write command	\downarrow	L	L	L
Read status	\downarrow	Н	L	L
Write data	\downarrow	L	L	Н
Read data	\downarrow	Н	L	Н

Table 4-2 : Control pins of 6800 interface


Note


⁽¹⁾ \downarrow stands for falling edge of signal

H stands for HIGH in signal

L stands for LOW in signal

In order to match the operating frequency of display RAM with that of the microprocessor, some pipeline processing is internally performed which requires the insertion of a dummy read before the first actual display data read. This is shown in Figure 4-1.





In case of 4-bit bus mode, data transfer is performed by two times to transfer 1 byte data.

When interfacing data length is 4-bit, only 4 ports, D[7:4], are used as data bus; the unused 4 ports, D[3:0] are recommended to tie to GND.


At first higher 4-bit (in case of 8-bit bus mode, the contents of D4 - D7) are transferred, and then lower 4-bit (in case of 8-bit bus mode, the contents of D0 - D3) are transferred. So transfer is performed by two times.


When interfacing data length is 8-bit, transfer is performed at a time through 8 ports, from D[7:0].

4.1.2 MCU Parallel 8080-series Interface

The parallel interface consists of 8 bi-directional data pins (D[7:0]), RD#, WR#, D/C# and CS#.

A LOW in D/C# indicates COMMAND read/write and HIGH in D/C# indicates DATA read/write. A rising edge of RD# input serves as a data READ latch signal while CS# is kept LOW. A rising edge of WR# input serves as a data/command WRITE latch signal while CS# is kept LOW.









Table 4-3 : Control pins of 8080 interface


Function	RD#	WR#	CS#	D/C#
Write command	Н	↑	L	L
Read status	1	Н	L	L
Write data	Н	1	L	Н
Read data	1	Н	L	Н

Note

- ↑ stands for rising edge of signal H stands for HIGH in signal
- (2)
- (3) L stands for LOW in signal

In order to match the operating frequency of display RAM with that of the microprocessor, some pipeline processing is internally performed which requires the insertion of a dummy read before the first actual display data read. This is shown in Figure 4-4.





4.1.3 Serial Interface

When serial interface mode is started, all the three ports, SCLK (synchronizing transfer clock; i.e. D0), SID (serial input data; i.e. D1), and SOD (serial output data; i.e. D2), are used. If SSD1311 is used with other chips, chip select port (CS#) can be used. By setting CS# to "Low", SSD1311 can receive SCLK input. If CS#

is set to "High", SSD1311 resets the internal transfer counter.

Before transfer real data, start byte has to be transferred. It is composed of succeeding five "High" bits, read write control bit (R/W), register selection bit (DC) and end bit that indicates the end of start byte. Whenever succeeding five "High" bits are detected by SSD1311, it makes serial transfer counter reset and ready to receive next information.

The next input data are register selection bit that determine which register will be used, and read write control bit that determine the direction of data. Then end bit is transferred, which must have "Low" value to show the end of start byte. (Refer to Figure 4-5 and Figure 4-6).

4.1.3.1 Write Operation (**R**/**W** = **0**)

After start byte is transferred from MPU to SSD1311, 8-bit data is transferred which is divided into 2 bytes, each byte has four bit's real data and four bit's partition token data. For example, if real data is "10110001" (D0 - D7), then serially transferred data becomes "1011 0000 0001 0000" where the 2^{nd} and the 4^{th} four bits must be "0000" for safe transfer. To transfer several bytes continuously without changing D/C bit and R/W bit, start byte transfer is needed only at first starting time. Namely, after first start byte is transferred, real data can

be transferred succeeding.

4.1.3.2 Read Operation (R/W = 1)

After start byte is transferred to SSD1311, MPU can receive 8-bit data through the SOD port at a time from the LSB. Wait time is needed to insert between start byte and data reading, because internal reading from RAM requires some delay. Continuous data reading is possible like serial write operation. It also needs only one start byte, only if some delay between reading operations of each byte is inserted. During the reading operation, SSD1311 observes succeeding five "High" from MPU. If it is detected, SSD1311 restarts serial

operation at once and ready to receive DC bit. So in continuous reading operation, SID port must be "Low".






Figure 4-5: Timing Diagram of Serial Data Transfer





4.1.4 MCU I²C Interface

The I²C communication interface consists of slave address bit SA0, I²C-bus data signal SDA (SDA_{OUT}/D₂ for output and SDA_{IN}/D₁ for input) and I²C-bus clock signal SCL (D₀). Both the data and clock signals must be connected to pull-up resistors. RES# is used for the initialization of device.

a) Slave address bit (SA0)

SSD1311 has to recognize the slave address before transmitting or receiving any information by the I^2C -bus. The device will respond to the slave address following by the slave address bit ("SA0" bit) and the read/write select bit ("R/W#" bit) with the following byte format,

"SA0" bit provides an extension bit for the slave address. Either "0111100" or "0111101", can be selected as the slave address of SSD1311. D/C# pin acts as SA0 for slave address selection. "R/W#" bit is used to determine the operation mode of the I²C-bus interface. R/W#=1, it is in read mode. R/W#=0, it is in write mode.

b) I^2 C-bus data signal (SDA)

SDA acts as a communication channel between the transmitter and the receiver. The data and the acknowledgement are sent through the SDA.

It should be noticed that the ITO track resistance and the pulled-up resistance at "SDA" pin becomes a voltage potential divider. As a result, the acknowledgement would not be possible to attain a valid logic 0 level in "SDA".


"SDA_{IN}" and "SDA_{OUT}" are tied together and serve as SDA. The "SDA_{IN}" pin must be connected to act as SDA. The "SDA_{OUT}" pin may be disconnected. When "SDA_{OUT}" pin is disconnected, the acknowledgement signal will be ignored in the I^2 C-bus.


c) I^2 C-bus clock signal (SCL)

The transmission of information in the I^2 C-bus is following a clock signal, SCL. Each transmission of data bit is taken place during a single clock period of SCL.

4.1.4.1 I²C-bus Write data


The I^2C -bus interface gives access to write data and command into the device. Please refer to Figure 4-7 for the write mode of I^2C -bus in chronological order.








4.1.4.2 Write mode for I^2C

- 1) The master device initiates the data communication by a start condition. The definition of the start condition is shown in Figure 4-8. The start condition is established by pulling the SDA from HIGH to LOW while the SCL stays HIGH.
- 2) The slave address is following the start condition for recognition use. For the SSD1311, the slave address is either "b0111100" or "b0111101" by changing the SA0 to LOW or HIGH (D/C pin acts as SA0).
- 3) The write mode is established by setting the R/W# bit to logic "0".
- 4) An acknowledgement signal will be generated after receiving one byte of data, including the slave address and the R/W# bit. Please refer to the Figure 4-9 for the graphical representation of the acknowledge signal. The acknowledge bit is defined as the SDA line is pulled down during the HIGH period of the acknowledgement related clock pulse.
- 5) After the transmission of the slave address, either the control byte or the data byte may be sent across the SDA. A control byte mainly consists of Co and D/C# bits following by six "0"'s.
 - a. If the Co bit is set as logic "0", the transmission of the following information will contain data bytes only.
 - b. The D/C# bit determines the next data byte is acted as a command or a data. If the D/C# bit is set to logic "0", it defines the following data byte as a command. If the D/C# bit is set to logic "1", it defines the following data byte as a data which will be stored at the GDDRAM. The GDDRAM column address pointer will be increased by one automatically after each data write.
- 6) Acknowledge bit will be generated after receiving each control byte or data byte.
- 7) The write mode will be finished when a stop condition is applied. The stop condition is also defined in Figure 4-8. The stop condition is established by pulling the "SDA in" from LOW to HIGH while the "SCL" stays HIGH.









Please be noted that the transmission of the data bit has some limitations.

- 1. The data bit, which is transmitted during each SCL pulse, must keep at a stable state within the "HIGH" period of the clock pulse. Please refer to the Figure 4-10 for graphical representations. Except in start or stop conditions, the data line can be switched only when the SCL is LOW.
- 2. Both the data line (SDA) and the clock line (SCL) should be pulled up by external resistors.




Figure 4-10 : Definition of the data transfer condition

4.2 Command Decoder

This module determines whether the input data is interpreted as data or command. Data is interpreted based upon the input of the D/C# pin.

If D/C# pin is HIGH, D[7:0] is interpreted as display data written to Character Generator RAM (CGRAM) or Display Data RAM (DDRAM). If it is LOW, the input at D[7:0] is interpreted as a command. Then data input will be decoded and written to the corresponding command register.

4.3 Oscillator Circuit and Display Time Generator




Figure 4-11 : Oscillator Circuit and Display Time Generator

This module is an on-chip LOW power RC oscillator circuitry. The operation clock (CLK) can be generated either from internal oscillator or external source CL pin. This selection is done by CLS pin. If CLS pin is pulled HIGH, internal oscillator is chosen and CL should be connected to V_{SS} . Pulling CLS pin LOW disables internal oscillator and external clock must be connected to CL pins for proper operation. When the internal oscillator is selected, its output frequency Fosc can be changed by command D5h A[7:4].

The display clock (DCLK) for the Display Timing Generator is derived from CLK. The division factor "D" can be programmed from 1 to 16 by command D5h

$$DCLK = F_{OSC} / D$$

The frame frequency of display is determined by the following formula.


$$F_{FRM} = \frac{F_{osc}}{D \times K \times 1/Duty Ratio}$$

where

- D stands for clock divide ratio. It is set by command D5h A[3:0]. The divide ratio has the range from 1 to 16.
- K is the number of display clocks per row. The value is derived by
 - $K = Phase 1 period + Phase 2 period + K_o$
 - = 18 + 7 + 126 = 151 at power on reset (that is K_o is a constant that equals to 126)
 - (Please refer to Section 4.5 for the details of the "Phase")
- Duty Ratio depends on display line number;
- F_{OSC} is the oscillator frequency. It can be changed by OLED command D5h A[7:4]. The higher the register setting results in higher frequency.

4.4 FR synchronization

FR synchronization signal can be used to prevent tearing effect.



The starting time to write a new image to OLED driver is depended on the MCU writing speed. If MCU can finish writing a frame image within one frame period, it is classified as fast write MCU. For MCU needs longer writing time to complete (more than one frame but within two frames), it is a slow write one.

For fast write MCU: MCU should start to write new frame of ram data just after rising edge of FR pulse and should be finished well before the rising edge of the next FR pulse.

For slow write MCU: MCU should start to write new frame ram data after the falling edge of the 1^{st} FR pulse and must be finished before the rising edge of the 3^{rd} FR pulse.


4.5 Segment Drivers / Common Drivers


Segment drivers deliver 100 current sources to drive the OLED panel. The driving current can be adjusted from 0 to 450uA with 256 steps. Common drivers generate voltage-scanning pulses.

The segment driving waveform is divided into three phases:

- 1. In phase 1, the OLED pixel charges of previous image are discharged in order to prepare for next image content display.
- In phase 2, the OLED pixel is driven to the targeted voltage. The pixel is driven to attain the corresponding voltage level from V_{ss}. The period of phase 2 can be programmed in length from 1 to 15 DCLKs. If the capacitance value of the pixel of OLED panel is larger, a longer period is required

to charge up the capacitor to reach the desired voltage.In phase 3, the OLED driver switches to use current source to drive the OLED pixels and this is the current drive stage.





After finishing phase 3, the driver IC will go back to phase 1 to display the next row image data. This threestep cycle is run continuously to refresh image display on OLED panel.

4.6 Busy Flag (BF)

When BF = "High", it indicates that the internal operation is being processed. So during this time the next instruction cannot be accepted. BF can be read, when D/C# = Low and R/W# (WR#) = High (Read Instruction Operation), through D7. Before executing the next instruction, be sure that BF is

not high.

4.7 Address Counter (AC)

Address Counter (AC) stores DDRAM and CGRAM address, transferred from Command Decoder After writing into (reading from) DDRAM and CGRAM, AC is automatically increased (decreased) by 1. In parallel and serial mode, when D/C# = "Low" and R/W# (WR#) = "High", AC can be read through D[6:0].

4.8 Cursor/Blink Control Circuit

It controls cursor/blink ON/OFF and black/white inversion at cursor position.

4.9 CGROM (Character Generator ROM)

Table 4-4: CGRAM and CGROM arrangement

(OPR1, OPR0) = (0, 0)

b3-0 b7-4	0001	0010	0011	0100	0101	0110	0111	1000	1001	1010	1011	1100	1101	1110	1111
0000															
0001															

(OPR1, OPR0) = (1, 0)

B74	0000	0001	0010	00 11	0100	0101	0110	0111	1000	1001	1010	1011	11 0 0	1101	1110	11 11
0000																
0001																

(OPR1, OPR0) = (0, 1)

		, -/											
b3-0 b7-4	0000 0001	0010 0011	0100	0101 01	10 0111	1000	1001	1010	1011	11 0 0	1101	1110	11 11
0000													
0001													

(OPR1, OPR0) = (1, 1)

A	/		-/													
b7-4 b3-0		0001	0010	0011	0100	0101	0110	0111	1000	1001	1010	1011	1100	1101	1110	11 11
0000																
0001																

Table 4-5: Relationship between Character Code (DDRAM) and Character Pattern (CGRAM)

C	Chara	cter	Code	e (DD	RAM	l Da	ta)		CG	RAM	Addı	ess			С	GRA	M Daa	ata			Pattern
D7	De	3	D5	D4	D	3	D2	A5	A	4	A2	A	1	P7	P6	P5	P4	P	3	P2	Number
0	0	0	0	х	0	0	0	0	0	0	0	0	0	B1	B0 x	0	1	1	1	0	Pattern1
											0	0	1			1	0	0	0	1	
											0	1	0			1	0	0	0	1	
				•					•		0	1	1			1	1	1	1	1	
											1	0	0			1	0	0	0	1	
											1	0	1			1	0	0	0	1	
											1	1	0			1	0	0	0	1	
											1	1	1			0	0	0	0	0	
				•					•			•					•				
				<u> </u>					•								•				
0	0	0	0	х	1	1	1	1	1	1	0	0	0	B1	B0 x	1	0	0	0	1	Pattern8
											0	0	1			1	0	0	0	1	
				•					•		0	1	0		•	1	0	0	0	1	
				•					•		0	1	1			1	1	1	1	1	
				•					•		1	0	0			1	0	0	0	1	
				•					•		1	0	1			1	0	0	0	1	
											1	1	0			1	0	0	0	1	
											1	1	1			0	0	0	0	0	

5x8 dots Character Pattern

6 x 8 Dots Character Pattern

Pa	a	/ Daa	GRAN	C			ess	Addr	RAM	CG		ta)	M Da	DR/) (DD	Code	cter	harad	C
23 P2 Nu	P3	P4	P5	P6	P7	\1	A	A2	4	A	A5	D2	D3		D4	D5	l	D6	D7
1 0 Pa	1 1	1	0	B0 0	B1	0	0	0	0	0	0	0	0		х	0	0	0	0
0 1	0 0	0	1	0		1	0	0											
0 1	0 0	0	1	0		0	1	0											
1 1	1 1	1	1	. 0		1	1	0		•									
0 1	0 0	0	1	. 0		0	0	1											
0 1	0 0	0	1	. 0		1	0	1											
0 1	0 0	0	1	. 0		0	1	1											
0 0	0 0	0	0	0		1	1	1											
		•					•			•					•				
_		•	_																
0 1 Pa		0	1	B0 0	B1	0	0	0	1	1	1	1	1		х	0	0	0	0
0 1		0	1	0		1	0	0											
0 1	0 0	0	1	. 0		0	1	0		•					·				
1 1	1 1	1	1	. 0		1	1	0		•					·				
0 1	0 0	0	1	. 0		0	0	1		•					·				
0 1	0 0	0	1	. 0		1	0	1		•					•				
0 1	0 0	0	1	0		0	1	1											
0 0	0 0	0	0	0		1	1	1											

Notes:

(1) When BE (Blink Enable bit) = "High", blink is controlled by B1 and B0 bit. In case of 5-dot font width, when B1 = "1", enabled dots of P0-P4 will blink, and when B1 = "0" and B0 = "1", enabled dots of P4 will blink, when B1 = "0" and B0 = "0", blink will not happen. In case of 6-dot font width, when B1 = "1", enabled dots of P0-P5 will blink, and when B1 = "0" and B0 = "1", enabled dots of P5 will blink, when B1 = "0" and B0 = "0", blink will not happen.
(2) "X": Don't care

5 COMMAND TABLE

There are three sets of command set in SSD1311: Fundamental Command Set, Extended Command Set and OLED Command Set. These three command sets can be selected by setting logic bits IS, RE and SD accordingly.

1. Fundam	enta	l Co	omm	and S	et			. .		<u>a 1</u>				I
Command	IS	RE	SD	DIGU	R/W#	DF		Instru			DA	Dí	Dû	Description
				D/C#	R/W# (WR#)	D7	D6	D5	D4	D3	D2	D1	D0	Write "20H" to DDRAM and set
Clear Display	x	x	0	0	0	0	0	0	0	0	0	0	1	DDRAM address to "00H" from AC.
Return Home	x	0	0	0	0	0	0	0	0	0	0	1	*	Set DDRAM address to "00H" from AC and return cursor to its original position if shifted. The contents of DDRAM are not changed.
Entry Mode Set	x	0	0	0	0	0	0	0	0	0	1	I/D	s	Assign cursor / blink moving direction with DDRAM address. I/D = "1": cursor/ blink moves to right and DDRAM address is increased by 1 (POR) I/D = "0": cursor/ blink moves to left and DDRAM address is decreased by 1 Assign display shift with DDRAM address. S = "1": make display shift of the enabled lines by the DS4 to DS1 bits in the shift enable instruction. Left/ right direction depends on I/D bit selection. S = "0": display shift disable (POR) Common bi-direction function.
	X	1	0	0	0	0	0	0	0	0	1	BDC	BDS	BDC = "0": COM31 -> COM0 BDC = "1": COM0 -> COM31 Segment bi-direction function. BDS = "0": SEG99 -> SEG0, BDS = "1": SEG0 -> SEG99
Display ON / OFFControl	Х	0	0	0	0	0	0	0	0	1	D	С	В	Set display/cursor/blink ON/OFF D = "1": display ON, D = "0": display OFF (POR), C = "1": cursor ON, C = "0": cursor OFF (POR), B = "1": blink ON, B = "0": blink OFF (POR). Note: It is recommended to turn off the cursor and blinking effects when updating internal RAM contents for better visual performance; refer to Section 9.1.4 for details

Table 5-1: Fundamental Command Table

1. Fundamo	enta	l Co	omm	and S	et					~ .				
Command	IS	RE	SD	D/C#	R/W #	D7	D6	Instru D5	ction (D4		D2	D1	D0	Description
				D/C#	(WR#)	D7	Do	<u>D5</u>	D4	D3				Assign font width, black/white inverting of cursor, and 4-line display mode control bit.
Extended Function Set	х	1	0	0	0	0	0	0	0	1	FW	B/W	NW	FW = "1": 6-dot font width, FW = "0": 5-dot font width (POR), B/W = "1": black/white inverting of cursor enable, B/W = "0": black/white inverting of cursor disable (POR) NW = "1": 3-line or 4-line display mode (POR) NW = "0": 1-line or 2-line display mode
Cursor or Display Shift	0	0	0	0	0	0	0	0	1	S/C	R/L	*		Set cursor moving and display shift control bit, and the direction, without changing DDRAM data. S/C = "1": display shift, S/C = "0": cursor shift,
Double														R/L = "1": shift to right, R/L = "0": shift to left UD2~1: Assign different doubt height format (POR=11b)
Height (4- line) / Display-dot shift	0	1	0	0	0	0	0	0	1	UD2	UD1	*		Refer to Table 9-2 for details DH' = "1": display shift enable DH' = "0": dot scroll enable (POR)
Shift Enable	1	1	0	0	0	0	0	0	1	DS4	DS3	DS2	DS1	DS[4:1]=1111b (POR) when DH' = 1b Determine the line for display shift. DS1 = "1/0": 1 st line display shift enable/disable DS2 = "1/0": 2 nd line display shift enable/disable DS3 = "1/0": 3 rd line display shift enable/disable DS4 = "1/0": 4 th line display shift enable/disable.
Scroll Enable	1	1	0	0	0	0	0	0	1	HS4	HS3	HS2	1101	HS[4:1]=1111b (POR) when DH' = 0b Determine the line for horizontal smooth scroll. HS1 = "1/0": 1 st line dot scroll enable/disable HS2 = "1/0": 2 nd line dot scroll enable/disable HS3 = "1/0": 3 rd line dot scroll enable/disable HS4 = "1/0": 4 th line dot scroll enable/disable.

1. Fundame	enta	l Co	mm	and S	et									
Command	IC	RE	SD		D/1574]	Instru	ction	Code				Description
Commanu	15	KĽ	50	D/C#	R/W# (WR#)	D7	D6	D5	D4	D3	D2	D1	DO	_
Function Set	X	0	0	0	0	0	0	1	*	N	DH	RE (0)	IS	Numbers of display line, N when N = "1" (POR): 2-line (NW=0b) / 4-line (NW=1b), when N = "0": 1-line (NW=0b) / 3-line (NW=1b) DH = "1/0": Double height font control for 2-line mode enable/ disable (POR=0) Extension register, RE ("0") Extension register, IS
	X	1	0	0	0	0	0	1	*	N	BE	RE (1)	REV	CGRAM blink enable BE = 1b: CGRAM blink enable BE = 0b: CGRAM blink disable (POR) Extension register, RE ("1") Reverse bit REV = "1": reverse display, REV = "0": normal display (POR)
Set CGRAM address	0	0	0	0	0	0	1	AC5	AC4	AC3	AC2	AC1	AC0	Set CGRAM address in address counter. (POR=00 0000)
Set DDRAM Address	X	0	0	0	0	1	AC6	AC5	AC4	AC3	AC2	AC1	AC0	Set DDRAM address in address counter. (POR=000 0000)
Set Scroll Quantity	X	1	0	0	0	1	*	SQ5	SQ4	SQ3	SQ2	SQ1	SQ0	Set the quantity of horizontal dot scroll. (POR=00 0000) Valid up to SQ[5:0] = 110000b
Read Busy Flag and Address/ Part ID	X	x	0	0	1	BF	AC6 / ID6	AC5 / ID5	AC4 / ID4	AC3 / ID3	AC2 / ID2	AC1 / ID1	/	Can be known whether during internal operation or not by reading BF. The contents of address counter or the part ID can also be read. When it is read the first time, the address counter can be read. When it is read the second time, the part ID can be read. BF = "1": busy state BF = "0": ready state
Write data	X	x	0	1	0	D7	D6	D5	D4	D3	D2	D1	D0	Write data into internal RAM (DDRAM / CGRAM).
Read data	X	x	0	1	1	D7	D6	D5	D4	D3	D2	D1	D0	Read data from internal RAM (DDRAM / CGRAM).

Notes ⁽¹⁾ POR stands for Power On Reset Values. ⁽²⁾ "*" and "X" stand for "Don't care".

Command	IS	RE					Inst	ruct	ion (Code					Description
				D/C#	R/W# (WR#)	Hex	D7	D6	D5	D4	D3	D2	D1	D0	
	X	1	0	0	0	71	0	1	1	1	0	0	0	1	$A[7:0] = 00h$, Disable internal V_{DD}
	X	1	0	1	0	A[7:0]	A_7	A_6	A_5	A_4	A_3	A_2	A_1	A_0	regulator at 5V I/O application mode
Function Selection A															A[7:0] = 5Ch, Enable internal V_{DD} regulator at 5V I/O application mode (POR)
Function Selection B	XX	1	00	01	00	72	0 *	1 *	1 *	1 *	0 RO1	0 RO0	1 0	1	OP[1:0]: Select the character no. of character generator $OP[1:0]$ CGROMCGRAM $00b$ 2408 $01b$ 2488 $10b$ 2506 $11b$ 2560RO[1:0]: Select character ROM $\overline{RO[1:0]}$ ROM $00b$ A $01b$ B $10b$ C $11b$ InvalidNote: It is recommended to turn off the disply (cmd 08h) before setting no. of CGRAM and defining character ROM, while clear display (cmd 01h) is recommended to sent afterwards
OLED Characterization	X	1	Х	0	0	78 / 79	0	1	1	1	1	0	0	SD	Extension register, SD SD = 0b: OLED command set is disabled (POR) SD = 1b: OLED command set is enabled Details refer to Table 5-3 .

Table 5-2: Extended Command Table

Notes ⁽¹⁾ POR stands for Power On Reset Values. ⁽²⁾ "*" and "X" stand for "Don't care".

3. OLED Com															
Command	IS	RE	SD				In	stru	ction	Code		r	r	r	Description
				D/C#	R/W# (WR#)	Hex	D7	D6	D5	D4	D3	D2	D1	D0	
Set Contrast Control	X X	1 1	1 1	0 0	0 0	81 A[7:0]	1 A ₇	0 A ₆	0 A ₅	0 A ₄	0 A ₃	0 A ₂	0 A ₁		Double byte command to select 1 out of 256 contrast steps. Contrast increases as the value increases. (POR = 7Fh)
	X X	1 1	1 1	0 0	0 0	D5 A[7:0]	1 A ₇	1 A ₆	0 A ₅	1 A ₄	0 A ₃	1 A ₂	0 A ₁	1 A ₀	A[3:0] : Define the divide ratio (D) of the display clocks (DCLK): Divide ratio= A[3:0] + 1 (POR=0000b)
Set Display Clock Divide Ratio/Oscillator Frequency															A[7:4] : Set the Oscillator Frequency, F_{OSC} . Oscillator Frequency increases with the value of A[7:4] and vice versa. (POR=0111b)
															Range:0000b~1111b Frequency increases as setting value ncreases.
Set Phase	X X	1 1	1 1	0 0	0 0	D9 A[7:0]	1 A ₇	1 A ₆	0 A ₅	1 A ₄	1 A ₃	0 A ₂	0 A ₁	1 A ₀	A[3:0] : Phase 1 period of up to 32 DCLK; clock 0 is an valid entry with 2 DCLK (POR=1000b)
Length															A[7:4] : Phase 2 period of up to 15 DCLK; clock 0 is invalid entry (POR=0111b)
	X X	1 1	1 1	0 0	0 0	DA A[5:4]	1 0	1 0	0 A ₅	1 A ₄	1 0	0 0	1 0	0	A[4]=0b, Sequential SEG pin configuration A[4]=1b (POR), Alternative (odd/even) SEG pin configuration
Set SEG Pins Hardware Configuration															A[5]=0b (POR), Disable SEG Left/Right remap A[5]=1b, Enable SEG Left/Right remap Refer to Table 5-4 for details
	X	1	1	0	0	DB	1	1	0	1	1	0	1	1	
Set V _{COMH} Deselect Level	X	1	1	0	0	A[6:4]	0	A ₆	A ₅	A ₄	0	0	0	0	$\begin{array}{c c} A[6:4] & Hex \\ code \\ \hline \\ 000b & 00h \\ 001b \\ 10h \\ 001b \\ 10h \\ 0017 \\ x \ V_{CC} \\ \hline \\ 010b \\ 20h \\ 0017 \\ x \ V_{CC} \\ \hline \\ 011b \\ 30h \\ 0083 \\ x \ V_{CC} \\ \hline \end{array}$
															100b 40h 1 x V _{CC}

Table 5-3: OLED Command Table

3. OLED Com															
Command	IS	RE			n	1	In	stru	ction	Code	1	1	1	T	Description
				D/C#	R/W# (WR#)	Hex	D7	D6	D5	D4	D3	D2	D1	D0	
Function Selection C	XX	1	1	000	0 0	DC A[7:0]	1 A ₇	1 0	00	1 0	1 0	1 0	0 A ₁	0 A ₀	Set VSL & GPIO Set VSL: A[7] = 0b: Internal VSL (POR) A[7] = 1b: Enable external VSL Set GPIO: A[1:0] = 00b represents GPIO pin HiZ, input disabled (always
				0	0	22				0			1	1	read as low) A[1:0] = 01b represents GPIO pin HiZ, input enabled A[1:0] = 10b represents GPIO pin output Low (RESET) A[1:0] = 11b represents GPIO pin output High
Set Fade Out and Fade in / out	XXX	1 1	1 1	000	0 0	23 A[5:0]	0 *	0 *	1 A5	0 A ₄	0 A ₃	0 A ₂	1 A ₁		A[5:4] = 00bDisable Fade Out /Blinking Mode[RESET]A[5:4] = 10bEnable Fade Outmode. Once Fade Mode is enabled, contrast decrease gradually to all pixelsOFF. Output follows RAM content when Fade mode is disabled.A[5:4] = 11bEnable Fade in / out mode.Once Fade in / out mode is enabled, contrast decrease gradually to all pixelsOFF and than contrast increase gradually to normal display. This process loop continuously until the Fade in / out mode is disabled.A[3:0] : Set time interval for each fade step $\overline{A[3:0]}$ Time interval for each fade step $\overline{0000b}$ $\overline{8}$ Frames $\overline{0010b}$ 24 Frames $\overline{1110b}$ 120 Frames $1111b$ 128 Frames


Note
⁽¹⁾ POR stands for Power On Reset Values.
⁽²⁾ "*" and "X" stand for "Don't care".
⁽³⁾ The locked OLED driver IC MCU interface prohibits all commands access except logic bit SD is set to 1b.
⁽⁴⁾ Refer to Table 8-1 and


Table 8-2 for the details of logic bits IS, RE and SD.

Table 5-4 : SEG Pins Hardware Configuration

SEG Odd / Even (Left / Right) and Top / Bottom connections are software selectable, thus there are total of 8 cases and they are shown on the followings:

Case no.	Oddeven (1) / Sequential (0) OLED Command : DAh -> A[4]	SEG Remap (Fundamental) Command Control bit: BDS; or by H/W setting: SHLS	Left / Right Swap OLED Command : DAh -> A[5]	Remark
1	0	1	0	
2	0	1	1	
3	0	0	0	
4	0	0	1	
5	1	1	0	Default
6	1	1	1	
7	1	0	0	
8	1	0	1	





Note: ⁽¹⁾ The above eight figures are all with bump pads being faced up.

6 COMMAND DESCRIPTIONS

6.1 Fundamental Command Set

6.1.1 Clear Display (IS = X, RE = X, SD = 0)

D/C#	R/W# (WR#)	D7	D6	D5	D4	D3	D2	D1	D0
0	0	0	0	0	0	0	0	0	1

Clear all the display data by writing "20H" (space code) to all DDRAM address, and set DDRAM address to "00H" into AC (address counter). Return cursor to the original status, namely, bring the cursor to the left edge on first line of the display. Make entry mode increment (I/D = "1").

6.1.2 Return Home (IS= X, RE = 0, SD = 0)

D/C#	R/W# (WR#)	D7	D6	D5	D4	D3	D2	D1	D0
0	0	0	0	0	0	0	0	1	Х

Return Home is cursor return home instruction. Set DDRAM address to "00H" into the address counter. Return cursor to its original site and return display to its original status, if shifted. Contents of DDRAM do not change.

6.1.3 Entry Mode Set (IS= X, RE = 0 or 1, SD = 0)

When RE = 0

D/C#	R/W# (WR#)	D7	D6	D5	D4	D3	D2	D1	D0
0	0	0	0	0	0	0	1	I/D	S

Set the moving direction of cursor and display.

I/D: Increment/decrement of DDRAM address (cursor or blink)

When I/D = "High", cursor/blink moves to right and DDRAM address is increased by 1.

When I/D = "Low", cursor/blink moves to left and DDRAM address is decreased by 1.

- CGRAM operates the same as DDRAM, when read from or write to CGRAM.

When S = "High", after DDRAM write, the display of enabled line by DS1 - DS4 bits in the command "Shift Enable" is shifted to the right (I/D = "0") or to the left (I/D = "1"). But it will seem as if the cursor does not move. When S = "Low", or DDRAM read, or CGRAM read/write operation, shift of display like this function is not performed.

When RE = 1

D/C#	R/W# (WR#)	D7	D6	D5	D4	D3	D2	D1	D0
0	0	0	0	0	0	0	1	BDC	BDS

Set the data shift direction of segment in the application set.

BDS: Data shift direction of segment

When BDS = "Low", segment data shift direction is set to reverse from SEG99 to SEG0.

When BDS = "High", segment data shift direction is set to normal order from SEG0 to SEG99.

BDC: Data shift direction of common

When BDC = "Low", common data shift direction is set to reverse from COM31 to COM0. When BDC = "High", common data shift direction is set to normal order from COM0 to COM31.

The BDC, BDS setting is recommended to be set at the same time as the command "Function set".

6.1.4 Display ON/OFF Control (IS= X, RE = 0, SD = 0)

D/C#	R/W# (WR#)	D7	D6	D5	D4	D3	D2	D1	D0
0	0	0	0	0	0	1	D	C	В
Conti	ol display/curso	r/blink ON/	OFF 1 bit	register.					
D:	Display ON/OF	FF control b	oit	c					
	When D = "Hig	gh", entire d	lisplay is tu	rned ON.					
	When D = "Lo		1 2		splay data is	s remained	in DDRAN	Л. C:	
	Cursor ON/OFI	, I J		,	1 5				
	When C = "Hig	h", cursor i	s turned O	N.					
	When C = "Low				nt display, b	out I/D regi	ster remain	s its data.	
B:	Cursor Blink O	,	11		· · · · · · · · · · · · · · · · · · ·	0			
	When B = "Hig	sh", cursor l	olink is ON	that perfo	orms alterna	te between	all the high	h data and d	lisplay
	character at the			, r			0		-r - J
	When B = "Low	-							
		,							
	ecommended to performance, s								

visual performance, see the below S/W code setting for reference (assume 2-line application and the contents have to be updated repeatedly):


For loop {

cmd 28h	
cmd 0Ch	// disable cursor & blinking during display on
cmd 80h	// define DDRAM address to update RAM for display line #1
write data x 20	char
cmd C0h	<pre>// define DDRAM address to update RAM for display line #2</pre>
write data x 20	char
cmd 80h	// define DDRAM address to let the cursor & blinking effect appears on the 1 st char
	of the 1 st display line after refreshing / updating the whole display
cmd 0Fh	// enable cursor & blinking during display on
}	

6.1.5 Extended Function Set (IS= X, RE = 1, SD = 0)

D/C#	R/W# (WR#)	D7	D6	D5	D4	D3	D2	D1	D0
0	0	0	0	0	0	1	FW	B/W	NW
FW:	Font Width con	ntrol							
	When $FW = "H$	ligh", displa	ay characte	r font widtl	n is assigned	d to 6-dot a	nd execution	on time beco	omes 6/5
	times than that	of 5-dot for	nt width.		-				
	The user font, s	pecified in	CGRAM, i	s displayed	l into 6-dot	font width,	bit-5 to bit	-0,includin	g the
	leftmost space l	bit of CGR	AM.(refer t	o Figure 9-1)				-
	When $FW = "L$		· ·	-	,				
B/W:		· · ·							
	When $B/W = "]$	High", blac	k/white inv	ersion at th	e cursor po	sition is set	. In this cas	se C/B bit in	1 the
	command "Disj	•							
NW:	4 Line mode								
	When NW = "H	High", 3 or 4	4 line displ	av mode is	set. In this	case. N bit	in the com	mand "Func	tion set"
	becomes don't o	U ,	1			,			
	When NW = "L	.ow". 1 or 2	2 line displa	v mode is	set. In this c	ase. N bit i	in the comr	nand "Func	tion set"
	becomes don't o	-	-						
	coord don't								

Figure 6-1 : 6-dot Font Width CGROM/CGRAM



6.1.6 Cursor or Display Shift (IS = 0, RE = 0, SD=0)

D/C#	R/W# (WR#)	D7	D6	D5	D4	D3	D2	D1	D0
0	0	0	0	0	1	S/C	R/L	Х	Х

Shift right / left cursor position or display, without writing or reading of display data. This command is used to correct or search display data (refer to Table 9-1). During 2-line mode display, cursor moves to the 2nd line after 40th digit of 1st line. When 4-line mode, cursor moves to the next line, only after every 20th digit of the current line. Note that display shift is performed simultaneously in all the line enabled by DS1-DS4 in the command "Shift Enable". When displayed data is shifted repeatedly, each line shifted individually. When display shift is performed, the contents of address counter are not changed.

Table 6-1: Shift patterns According to S/C and R/L Bits

S/C	R/L	Operation
0	0	Shift cursor to the left, address counter is decreased by 1.
0	1	Shift cursor to the right, address counter is increased by 1
1	0	Shift all the display to the left, cursor moves according to the display. No change in address counter.
1	1	Shift all the display to the right, cursor moves according to the display. No change in address counter.

6.1.7 Double Height (4-line) / Display-dot shift (IS = 0, RE = 1, SD = 0)


	0				-	-			
D/C#	R/W# (WR#)	D7	D6	D5	D4	D3	D2	D1	D0
0	0	0	0	0	1	UD2	UD1	Х	DH'

UD2, UD1: Assign different double height formats, they are applicable to different line display modes when DH bit in command "Function Set" =1.

Note that UD1=0 and UD2=0 are forbidden in 2-line display mode, while UD1=0 is forbidden in 3-line display mode.

Table 6-2: Double Height Display According to U	D2 and UD1 Bits (when DH=1)
---	------------------------------------

UD2	UD1	Character Displays						
0	0	Solomon Systech Linited						



DH': Display shift enable selection bit. When DH' = "High", display shift per line enabled.

When DH' = "Low", smooth dot scroll enabled.

6.1.8 Shift/Scroll Enable (IS =1, RE = 1, SD=0)

Shift Enable - DH' = 1

D/C#	R/W# (WR#)	D7	D6	D5	D4	D3	D2	D1	D0
0	0	0	0	0	1	DS4	DS3	DS2	DS1

DS: Display shift per line enable this instruction selects shifting line to be shifted according to each line mode in display shift right/left instruction. DS1, DS2, DS3 and DS4 indicate each line to be shifted, and each shift is performed individually in each line.
 If DS1 and DS2 are set to "High" (anable) in 2 line mode. 1st line and 2nd line are shifted. If all the line.

If DS1 and DS2 are set to "High" (enable) in 2 line mode, 1st line and 2nd line are shifted. If all the DS bits (DS1 to DS4) are set to "Low" (disable), no shift is observed on the display.

Scroll Enable - DH' = 0

0 0 0 0 0 0 1 HS4 HS3 HS2 HS1	D/C#	R/W# (WR#)	D7	D6	D5	D4	D3	D2	D1	D0
	0	0	0	0	0	1	HS4		HS7	HNI

HS: Horizontal scroll per line enable
This command makes valid dot shift by a display line unit. HS1, HS2, HS3 and HS4 indicate each line to be dot scrolled, and each scroll is performed individually in each line.
If scroll the line in 1-line display mode, set HS1 to "High".
If the 2nd line scroll is needed in 2-line mode, set HS2 to "High" (refer to Table 9-3).

Note: DH' bit is in command "Double Height (4-line) / Display-dot shift"

Enable Bit	Enabled Common Signals During Shift	Description
HS1 / DS1	COM1 – COM8	
HS2 / DS2	COM9 – COM16	The part of display line that corresponds to enabled common signal can
HS3 / DS3	COM17 – COM24	be shifted.
HS4 / DS4	COM25 – COM32	

6.1.9 Function Set (IS = X, RE = 0 or 1, SD = 0)

$\mathbf{RE} = \mathbf{0}$

D/C#	R/W# (WR#)	D7	D6	D5	D4	D3	D2	D1	D0
0	0	0	0	1	Х	Ν	DH	RE(0)	IS

N: Display line number control bit
When N = "Low", 1-line display mode (for NW=0), or 3-line display mode (for NW=1).
When N = "High", 2-line display mode is set (for NW=0), or 4-line display mode (for NW=1).

DH: When DH= "High", UD2=1 and UD1=1 Double height font type control bit for 2 line mode:

 Table 6-4: Double Height display when DH=1, UD2=1 and UD1=1

NW	N	DH			
			Display lines	Character font	Character Displays
0	0	0	1	5 x 8	Solomon
0	0	1	1	Forbidden	
0	1	0	2	5 x 8	5010mom Syster
0	1	1	2	5 x 16	

When DH= "Low", Double height font type control is disabled.

- RE: Extended function registers enable bit At this instruction, RE must be "Low".
- IS: Special registers enable bit

RE = 1

D/C	# R/W# (WR#)	D7	D6	D5	D4	D3	D2	D1	D0
0	0	0	0	1	Х	N	BE	RE(1)	REV
N:	Display line num	nber contro	ol bit						
	When $N = \text{``Low''}$, 1-line display mode (for NW=0), or 3-line display mode (for NW=1).								
	When $N =$ "High	n", 2-line d	display mod	le is set (fo	r NW=0), o	r 4-line dis	play mode	(for NW=1)).
BE:	CGRAM data bl	ink enable	bit	,	, -				
	If BE is "High",	it makes u	user font of	CGRAM b	olink. The q	uantity of b	olink is assig	gned at the	highest 2
	bit of CGRAM.	If BE is "I	Low" CGR	AM blink i	s disabled.	5	·	0	C
RE:	Extended function	on register	s enable bit						
	At this instructio	n, RE mu	st be "High	".					
	When $RE = "Highted Highted H$	gh", the fo	llowing co	ntrol bits /	commands of	can be acce	essed:		
	- BDC/ BDS con	ntrol bits o	f Entry Mo	de Set com	mand,				
	- HS / DS contro		5						
	- UD2/UD1/DH	' control b	its of Doub	le height (4	4-line) / Dis	play-dot Sł	nift commai	nd,	
	0.0 111	60.0	11.0	U V	1 1				

- SQ control bits of Set Scroll Quantity command, and
- BE / REV control bits of function set register can be accessed.

REV: Reverse enable bit

When REV = "High", all the display data are reversed. Namely, all the white dots become black and black dots become white.

When REV = "Low", the display mode set normal display.

6.1.10 Set CGRAM Address (IS = 0, RE = 0, SD=0)

D/C#	R/W# (WR#)	D7	D6	D5	D4	D3	D2	D1	D0
0	0	0	1	AC5	AC4	AC3	AC2	AC1	AC0
Set CGRAM address to AC. This command makes CGRAM data available from MPU.									

6.1.11 Set DDRAM Address (IS = X, RE = 0, SD=0)

D/C#	R/W# (WR#)	D7	D6	D5	D4	D3	D2	D1	D0	
0	0	1	AC6	AC5	AC4	AC3	AC2	AC1	AC0	
C DE										

Set DDRAM address to AC. This command makes DDRAM data available from MPU.

- In 1-line display mode (N = 0, NW = 0), DDRAM address is from "00H" to "4FH".
- In 2-line display mode (N = 1, NW = 0), DDRAM address in the 1st line is from "00H" "27H", and DDRAM address in the 2nd line is from "40H" "67H".
- In 3-line display mode (N=0, NW = 1), DDRAM address is from "00H" "13H" in the 1st line, from "20H" to "33H" in the 2nd line and from "40H" "53H" in the 3rd line.
- In 4-line display mode (N=1, NW = 1), DDRAM address is from "00H" "13H" in the 1st line, from "20H" to "33H" in the 2nd line, from "40H" "53H" in the 3rd line and from "60H" "73H" in the 4th line.

Details refer to Section 7.11.

6.1.12 Set Scroll Quantity (IS = X, RE = 1, SD=0)

D/C#	R/W# (WR#)	D7	D6	D5	D4	D3	D2	D1	D0
0	0	1	Х	SQ5	SQ4	SQ3	SQ2	SQ1	SQ0

As set SQ5 to SQ0, horizontal scroll quantity can be controlled in dot units (Refer to Table 9-5). In this case SSD1311 can show hidden areas of DDRAM by executing smooth scroll from 1 to 48 dots.

SQ5	SQ4	SQ3	SQ2	SQ1	SQ0	Function
0	0	0	0	0	0	No shift
0	0	0	0	0	1	Shift left by 1-dot
0	0	0	0	1	0	Shift left by 2-dot
0	0	0	0	1	1	Shift left by 3-dot
:	:	:	:	:	:	:
1	0	1	1	1	1	Shift left by 47-dot
1	1	Х	Х	Х	Х	Shift left by 48-dot

Table 6-5: Scroll Quantity According to HDS Bits


6.1.13 Read Busy Flag & Address (IS = X, RE = X, SD=0)

D/C#	R/W# (WR#)	D7	D6	D5	D4	D3	D2	D1	D0
0	1	BF	AC6/ID6	AC5/ID5	AC4/ID4	AC3/ID3	AC2/ID2	AC1/ID1	AC0/ID0

SSD1311	Rev 1.0	P 32/48	Jan 2011			Solom
---------	---------	---------	----------	--	--	-------

This command shows whether SSD1311 is in internal operation or not. If the resultant BF is High, it means the internal operation is in progress. Then wait until BF is Low before the next instruction can be performed.

The value of address counter or the part ID can be read through this command. When first time run this command, the address counter can be read. When this command is run for second time, the part ID can be read (refer to Figure 9-2).






Figure 6-2: Read Busy Flag & Address/Part ID (6800 – parallel interface)

6.1.14 Write Data to RAM (IS = X, RE = X, SD=0)

D/C#	R/W# (WR#)	D7	D6	D5	D4	D3	D2	D1	D0	
1	0	D7	D6	D5	D4	D3	D2	D1	D0	
White Linear 9 1 is date to DDDAM/CCDAM. The collection of DAM from DDDAM or CCDAM is not here the										

Write binary 8-bit data to DDRAM/CGRAM. The selection of RAM from DDRAM or CGRAM is set by the previous address setting command: "Set DDRAM address" or "Set CGRAM address". RAM set instruction can also determine the AC direction to RAM. After write operation, the address is automatically increased / decreased by 1, according to the entry mode.

6.1.15 Read Data from RAM (IS = X, RE = X, SD=0)

D/C#	R/W# (WR#)	D7	D6	D5	D4	D3	D2	D1	D0
1	1	D7	D6	D5	D4	D3	D2	D1	D0
					1 1 07				

Read binary 8-bit data from DDRAM/CGRAM. The selection of RAM is set by the previous address set instruction. If address set instruction of RAM is not performed before this instruction, the data that read first is invalid, because the direction of AC is not determined.

If RAM data is read several times without RAM address set instruction before read operation, correct RAM data can be got from the second, but the first data would be incorrect, because there is no time margin to transfer RAM data.

In case of DDRAM read operation, cursor shift instruction plays the same role as DDRAM address set instruction: it also transfer RAM data to output data register. After read operation, address counter is automatically increased/decreased by 1 according to the entry mode. After CGRAM read operation, display shift may not be executed correctly.

In case of RAM write operation, after this AC is increased/decreased by 1 like read operation. In this time, AC indicates the next address position, but only the previous data can be read by read instruction.

In order to match the operating frequency of the GDDRAM with that of the MCU, some pipeline processing is internally performed which requires the insertion of a dummy read before the first actual display data read.

6.2 Extended Command Set

6.2.1 Function Selection A [71h] (IS = X, RE = 1, SD=0)

This double byte command enable or disable the internal V_{DD} regulator at 5V I/O application mode. The internal V_{DD} is enabled as default by data 5Ch, whereas it is disabled if the data sequence is set as 00h.

6.2.2 Function Selection B [72h] (IS = X, RE = 1, SD=0)

Beside using ROM[1:0] and OPR[1:0] hardware pins, the character number of the Character Generator RAM and the character ROM can be selected through this command, details refer to Table 8-2.

It is recommended to turn off the disply (cmd 08h) before setting no. of CGRAM and defining character ROM, while clear display (cmd 01h) is recommended to sent afterwards

6.2.3 OLED Characterization [78H/ 79h] (IS = X, RE = 1, SD= 0 or 1)

This single byte command is used to select the OLED command set. When SD is set to 0b, OLED command set is disabled. When SD is set to 1b, OLED command set is enabled.

6.3 OLED Command Set

6.3.1 Set Contrast Control (81h)

This command sets the Contrast Setting of the display. The chip has 256 contrast steps from 00h to FFh. The segment output current increases as the contrast step value increases.

6.3.2 Set Display Clock Divide Ratio/ Oscillator Frequency (D5h)

This command consists of two functions:

- Display Clock Divide Ratio (D)(A[3:0]) Set the divide ratio to generate DCLK (Display Clock) from CLK. The divide ratio is from 1 to 16, with reset value = 1. Please refer to section 4.3 for the details relationship of DCLK and CLK.
- Oscillator Frequency (A[7:4]) Program the oscillator frequency Fosc that is the source of CLK if CLS pin is pulled high. The 4-bit value results in 16 different frequency settings. The default setting is 0111b.

6.3.3 Set Phase Length (D9h)

This double byte command sets the length of phase 1 and 2 of segment waveform of the driver.

- Phase 1 (A[3:0]): Set the period from 2 to 32 in the unit of DCLKs.
- Phase 2 (A[7:4]): Set the period from 1 to 15 in the unit of DCLKs.

6.3.4 Set SEG Pins Hardware Configuration (DAh)

This double byte command changes the mapping between the display data column address and the segment driver. It allows flexibility in OLED module design. Please refer to Table 5-4.


This command only affects subsequent data input. Data already stored in GDDRAM will have no changes.

6.3.5 Set V_{COMH} Deselect Level (DBh)

This command adjusts the V_{COMH} regulator output.

6.3.7 Set fade Out Blinking (23h)

This command allows to set the fade mode and adjust the time interval for each fade step. Below figures show the example of Fade Out mode and Blinking mode.






Figure 9-4 : Example of Blinking mode



7 MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V _{DDIO}	Supply Voltage	-0.3 to +5.5V	V
V _{in}	Input voltage	V_{SS} -0.3 to V_{DD} +0.3	V
T _A	Operating Temperature	-40 to +85	°C
T _{stg}	Storage Temperature Range	-65 to +150	°C

Table 7-1 : Maximum Ratings (Voltage Referenced to V_{SS})

Maximum ratings are those values beyond which damages to the device may occur. Functional operation should be restricted to the limits in the Electrical Characteristics tables or Pin Description section.

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit. Reliability of operation is enhanced if unused input is connected to an appropriate logic voltage level (e.g. either V_{SS} or V_{DDIO}). Unused outputs must be left open.

This device may be light sensitive. Caution should be taken to avoid exposure of this device to any light source during normal operation. This device is not radiation protected.

DC CHARACTERISTICS 8

Condition (Unless otherwise specified): Voltage referenced to V_{SS} , $T_A = 25^{\circ}C$

Symbol	Parameter	Test Condition	Min	Тур	Max	Unit
V_{DD}	Low voltage power supply, power supply for I/O pins	Low Voltage I/O Application	2.8	-	5.3	V
V _{OH}	High Logic Output Level	$I_{OUT} = 100 uA, 3.3 MHz$	0.9 x V _{DDIO}	-	-	V
V _{OL}	Low Logic Output Level	$I_{OUT} = 100 uA, 3.3 MHz$	-	-	0.1 x V _{DDIO}	V
V _{IH}	High Logic Input Level	-	0.8 x V _{DDIO}	-	-	V
V _{IL}	Low Logic Input Level	-	-	-	0.2 x V _{DDIO}	V

Table 8-1 : DC Characteristics

Symbol	Parameter	Test Condition	Min	Тур	Max	Unit
		Contrast=FFh	-	450	550	
	Digplay ON	Contrast=AFh	-	340	-	
I _{SEG}	Display ON	Contrast=7Fh	-	225	-	uA
		Contrast=3Fh	-	112	-	
		Contrast=0Fh	-	56	-	
Dev	Segment output current uniformity	$\begin{array}{l} Dev = (I_{SEG} - I_{MID})/I_{MID} \\ I_{MID} = (I_{MAX} + I_{MIN})/2 \\ I_{SEG}[0:99] = Segment \ current \\ at \ contrast \ setting = FFh \end{array}$	-3	-	3	%
Adj. Dev	Adjacent pin output current uniformity (contrast setting = FFh)	Adj Dev = (I[n]-I[n+1]) / (I[n]+I[n+1])	-2	-	2	%

9 **AC CHARACTERISTICS**

9.1 **AC Characteristics**

Conditions:

Voltage referenced to V_{SS} $T_A = 25^{\circ}C$

Table 9-1 : AC Characteris

Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Unit
Fosc ⁽¹⁾	Oscillation Frequency of Display Timing Generator		454	505	556	kHz
Ffrm	Frame Frequency for 32 MUX Mode	100x32 4-line Character Display Mode, Display ON, Internal Oscillator Enabled	-	$F_{OSC} * 1 / (D * K * 32)^{(2)}$	-	Hz
t _{RES}	Reset low pulse width (RES#)	-	2000	-	-	ns

Note (1) F_{OSC} stands for the frequency value of the internal oscillator and the value is measured when command B3h A[7:4] is in default value.

⁽²⁾ D: Divide ratio

K: Phase 1 period + Phase 2 period + K_o , where $K_o = 126$ Default K is 18 + 7 + 126 = 151

6800-Series MCU Parallel Interface Timing Characteristics 9.2

Symbol	Parameter	Min	Тур	Max	Unit
t _{cycle}	Clock Cycle Time (write cycle)	400	-	-	ns
t _{AS}	Address Setup Time	13	-	-	ns
t _{AH}	Address Hold Time	17	-	-	ns
t _{CS}	Chip Select Time	0	-	-	ns
t _{CH}	Chip Select Hold Time	0	-	-	ns
t _{DSW}	Write Data Setup Time	35	-	-	ns
t _{DHW}	Write Data Hold Time	18	-	-	ns
t _{DHR}	Read Data Hold Time	13	-	-	ns
t _{OH}	Output Disable Time	-	-	90	ns
t _{ACC}	Access Time (RAM) Access Time (command)	-	-	200	ns ns
PW _{CSL}	Chip Select Low Pulse Width (read RAM)	250	-	-	ns
	Chip Select Low Pulse Width (read Command)	250	-	-	ns
	Chip Select Low Pulse Width (write)	50	-	-	ns
PW _{CSH}	Chip Select High Pulse Width (read)	155	-	-	ns
	Chip Select High Pulse Width (write)	55	-	-	ns
t _R	Rise Time	-	-	15	ns
t _F	Fall Time	-	-	15	ns


Table 9-2: 6800-Series MCU Parallel Timing Characteristics

25.00

(T A

Note $^{(1)}$ All timings are based on 20% to 80% of $V_{\text{DD}}\text{-}V_{\text{SS}}$

Figure 9-1: 6800-series parallel interface characteristics (Form 1: CS# low pulse width > E high pulse width)






Figure 9-2: 6800-series parallel interface characteristics (Form 2: CS# low pulse width < E high pulse width)


9.3 8080-Series MCU Parallel Interface Timing Characteristics

00

Symbol	Parameter	Min	Тур	Max	Unit
t _{cycle}	Clock Cycle Time (write cycle)	400	-	-	ns
t _{AS}	Address Setup Time	13	-	-	ns
t _{AH}	Address Hold Time	17	-	-	ns
t _{CS}	Chip Select Time	0	-	-	ns
t _{CSH}	Chip select hold time to read signal	.0	-	-	ns
t _{CSF}	Chip select hold time	0	-	-	ns
t _{DSW}	Write Data Setup Time	35	-	-	ns
$t_{\rm DHW}$	Write Data Hold Time	18	-	-	ns
t _{DHR}	Read Data Hold Time	13	-	-	ns
t _{OH}	Output Disable Time	-	-	70	ns
t _{ACC}	Access Time (RAM) Access Time (command)	-	-	200	ns ns
PW _{CSL}	Chip Select Low Pulse Width (read RAM) - t _{PWLR}	250	-	-	ns
	Chip Select Low Pulse Width (read Command) - t _{PWLR}	250	-	-	ns
	Chip Select Low Pulse Width (write) - t _{PWLW}	50	-	-	ns
PW _{CSH}	Chip Select High Pulse Width (read) - t _{PWHR}	155	-	-	ns
	Chip Select High Pulse Width (write) - t _{PWHW}	55	-	-	ns
t _R	Rise Time	-	-	15	ns
t _F	Fall Time	-	-	15	ns


Table 9-3 : 8080-Series MCU Parallel Interface Timing Characteristics

Figure 9-3 : 8080-series parallel interface characteristics



Write cycle

Read Cycle




9.4 Serial Interface Timing Characteristics

Table 9-4 : Serial Timing Characteristics

$(T_{\rm A} = 25^{\circ}{\rm C})$					
Symbol	Parameter	Min	Тур	Max	Unit
t _c	Serial clock cycle time	1	-	20	us
t _r , t _f	Serial clock rise/fall time	-	-	15	ns
t _w	Serial clock width (high, low)	400	-	-	ns
t _{su1}	Chip select setup time	60	-	-	ns
t _{h1}	Chip select hold time	20	-	-	ns
t _{su2}	Serial input data setup time	200	-	-	ns
t _{h2}	Serial input data hold time	20	-	-	ns
t _D	Serial output data delay time	200	-	-	ns
t _{DH}	Serial output data hold time	10	-	-	ns

Note: All timings are based on 20% to 80% of V_{DD} - V_{SS}

Figure 9-4 : Serial Timing Characteristics




9.5 I²C Timing Characteristics

$T_{A} = 25^{\circ}C)$ Symbol	Parameter	Min	Тур	Max	Unit
t _{cycle}	Clock Cycle Time	2.5		-	us
t _{HSTART}	Start condition Hold Time	0.6	-	-	us
t _{HD}	Data Hold Time (for "SDA _{OUT} " pin)	5	-	-	ns
	Data Hold Time (for "SDA _{IN} " pin)	460	-	-	ns
t _{SD}	Data Setup Time	100	-	-	ns
t _{SSTART}	Start condition Setup Time (Only relevant for a repeated Start	0.6	-	-	us
t _{SSTOP}	Stop condition Setup Time	0.6	-	-	us
t _R	Rise Time for data and clock pin	-	-	300	ns
t _F	Fall Time for data and clock pin	-	-	300	ns
t _{IDLE}	Idle Time before a new transmission can start	1.3	-	-	us

Table 9-5 : I²C Timing Characteristics

Note: All timings are based on 20% to 80% of $V_{\text{DDIO}}\text{-}V_{\text{SS}}$

Figure 9-5 : I²C Timing Characteristics



10 SSD1311 CGROM CHARACTER CODE

10.1 ROM A

b7-4 b3-0	0000	0001	0010	0011	0100	0101	0110	0111	1000	1001	1010	1011	1100	1101	1110	11 11
0000																
0001																
0010																
0011																
0100																
0101																
0110																
0111																
1000																
1001																
1010																
1011																
1100																
1101																
11 10																
11 11																

10.2 ROM B

b7-4 b3-0	0000	0001	0010	0 0 11	0100	0101	0110	0111	1000	1001	1010	1011	1100	1101	1110	1111
0000																
0001																
0010											H					
0011																
0100						-					Inderhalter the					
0101																
0110																
0111																
1000																
1001																
1010																
1011																
1100																
1101																
11 10																
11 11		-	Concernance of the local division of the loc													

1 1

b7-4 b3-0	0000	0001	0010	0011	0100	0101	0110	0111	1000	1001	1010	1011	1100	11 0 1	11 10	11 11
0000																
0001																
0010																
0011						-		THE OWNER.								
0100																
0101									-							
0110															FTTTT	
0111				(TTTT)				HHH							H	HTT.
1000		CTTTT1														
1001		HIII														
1010																
1011																
1100																
1101																
1110																
11 11																

Solomon Systech reserves the right to make changes without notice to any products herein. Solomon Systech makes no warranty,

representation or guarantee regarding the suitability of its products for any particular purpose, nor does Solomon Systech assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any, and all, liability, including without limitation consequential or incidental damages. "Typical" parameters can and do vary in different applications. All operating parameters, including "Typical" must be validated for each customer application by the customer's technical experts. Solomon Systech does not con- vey any license under its patent rights nor the rights of others. Solomon Systech products are not designed, intended, or authorized for use

as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Solomon Systech product could create a situation where personal injury or death may occur. Should Buyer purchase or use Solomon Systech products for any such unintended or unauthorized application, Buyer shall indemnify and hold Solomon Systech and its offices, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Solomon Systech was negligent regarding the design or manufacture of the part.

The product(s) listed in this datasheet comply with Directive 2002/95/EC of the European Parliament and of the council of 27 January 2004 on the restriction of the use of certain hazardous substances in electrical and electronic equipment and People's Republic of China Electronic Industry Standard SJ/T 11363-2006 "Requirements for concentration limits for certain hazardous substances in electronic information products ()". Hazardous Substances test report is available upon request.

http://www.solomon-systech.com